Analyzing The Impact of Memory Controller’s Scheduling Policies on DRAM’s Performance

Yee Yee Soe


In designing a computing system, it is necessary that comprehensive importance should be set on two common goals (i.e. increasing performance and decreasing power usage). To achieve either more performance at same power level or minimum power consumption for same performance level has needed. Main memory of a system is one of the key resources that a program needs to run hence it acts as a major contributor towards both system’s performance and power consumption. Main memory’s performance depends on the way it accesses its contents. It is memory controller’s access scheduler that decides which command to issue in every DRAM clock cycle on the basis of employed memory access scheduling policy. Based on basic access strategy DRAM operations are scheduled in a way that it reduces DRAM’s latency and power consumption by utilizing low power modes. In this paper, the various memory access scheduling algorithms on the basis of page hit rate, energy-delay product, total execution time and maximum slowdown time have compared and analyzed. This analysis contributes to better understand how the performance and power consumption of DRAM memory system is affected by the underlying memory controller’s scheduling policies.



Full Text:



. X. Fan, C. Ellis, and A. Lebeck. Memory controller policies for DRAM power management. In Proceedings of the 2001 International Symposium on Low Power Electronics and Design, pages 129-134, 2001.

. T. Vogelsang. Understanding the energy consumption of dynamic random access memories. In MICRO, 2010.

. I. Hur and C. Lin. A comprehensive approach to DRAM power management. In HPCA-14, 2008.

. KarthikChandrasekar. High-Level Power Estimation and Optimization of DRAMs [PhD Thesis]. Netherlands, Delft University of Technology; 2014.

. Long Chen, YananCao, Sarah Kabala andParijatShukla. Pre-Read and Write-Leak Memory Scheduling Algorithm. In 3rd JILP Workshop on Computer Architecture Competitions: Memory Scheduling Championship, MSC, 2012.

. Young-Suk Moon,Yongkee Kwon, Hong-Sik Kim, Dong-gun Kim, Hyungdong Hayden Lee and Kunwoo Park. The Compact Memory Scheduling Maximizing Row Buffer Locality. In 3rd JILP Workshop on Computer Architecture Competitions: Memory Scheduling Championship, MSC, 2012.

. GoranNarancic. A Preliminary Exploration of Memory Controller Policies on Smartphone Workloads [MS Thesis]. Canada, University of Toronto; 2012.

. JEDEC Solid State Technology Association. DDR3 SDRAM specification. Tech. Rep. JESD79-3E, Arlington, VA, 2010.

. M. Bojnordi and E. Ipek. PARDIS: A programmable memory controller for the DDRx interfacing standards. In Proceedings of ISCA, 2012.

. R. Gonzalez and M. Horowitz, “Energy Dissipation in General Purpose Processors,” in Proceedings of the IEEE Symposium on Low Power Electronics, Oct. 1995, pp. 12-3.

. M. A.Bender, S.Chakrabarti, and S. Muthukrishnan. Flow and stretch metrics for scheduling continuous job streams. In Proceedings of the ACM Symposium on Discrete Algorithms (SODA), 1998.

. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In Proceedings of PACT, 2008.


  • There are currently no refbacks.

Copyright (c) 2019 Yee Yee Soe

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.